

J3		EDMS REF: X		VERSION: X		PCB: X		SYSTEM: X	
REF:		DRAWING		TITLE: S_LLINK64_SOURCE					
IT/CE		CERN		Div.		ABBREV: SL_PMC_01		PAGE: 1/5	
		1211 GENEVA 23		LAST_MODIFIED=Thu Aug 14 14:17:12 2003					
		SWITZERLAND		DESSIN: DOMINIQUE GIGI		ETUDE:		DATE:	

UD63	63
UD62	62
UD61	61
UD60	60
UD59	59
UD58	58
UD57	57
UD56	56
UD55	55
UD54	54
UD53	53
UD52	52
UD51	51
UD50	50
UD49	49
UD48	48
UD47	47
UD46	46
UD45	45
UD44	44
UD43	43
UD42	42
UD41	41
UD40	40
UD39	39
UD38	38
UD37	37
UD36	36
UD35	35
UD34	34
UD33	33
UD32	32
UD31	31
UD30	30
UD29	29
UD28	28
UD27	27
UD26	26
UD25	25
UD24	24
UD23	23
UD22	22
UD21	21
UD20	20
UD19	19
UD18	18
UD17	17
UD16	16
UD15	15
UD14	14
UD13	13
UD12	12
UD11	11
UD10	10
UD9	9
UD8	8
UD7	7
UD6	6
UD5	5
UD4	4
UD3	3
UD2	2
UD1	1
UD0	0



UD<63..0>


DT63	63
DT62	62
DT61	61
DT60	60
DT59	59
DT58	58
DT57	57
DT56	56
DT55	55
DT54	54
DT53	53
DT52	52
DT51	51
DT50	50
DT49	49
DT48	48
DT47	47
DT46	46
DT45	45
DT44	44
DT43	43
DT42	42
DT41	41
DT40	40
DT39	39
DT38	38
DT37	37
DT36	36
DT35	35
DT34	34
DT33	33
DT32	32
DT31	31
DT30	30
DT29	29
DT28	28
DT27	27
DT26	26
DT25	25
DT24	24
DT23	23
DT22	22
DT21	21
DT20	20
DT19	19
DT18	18
DT17	17
DT16	16
DT15	15
DT14	14
DT13	13
DT12	12
DT11	11
DT10	10
DT9	9
DT8	8
DT7	7
DT6	6
DT5	5
DT4	4
DT3	3
DT2	2
DT1	1
DT0	0




DT<63..0>

GND\_CKCLK=GND  
 VCC\_CKCLK=P2V5  
 VCCIO=P3V3





VCCINT=P2V5  
 IC2 I15






EDMS REF: X	VERSION: X	PCB: X	SYSTEM: X
REF:	DRAWING TITLE: SL_PMC_01		
 DIV. 1211 GENEVA 23 SWITZERLAND	ABBREV: FPGA	PAGE: 2/5	
	LAST_MODIFIED=Thu Aug 14 14:17:14 2003		
	DESSIN: DOMINIQUE GIGI	ETUDE:	DATE:



EDMS REF: X	VERSION: X	PCB: X	SYSTEM: X
REF:	DRAWING TITLE: SL_PMC_01		
IT/CE 	Div.	ABBREV: LVDS_COMPONENTS	PAGE: 3/5
	1211 GENEVA 23	LAST_MODIFIED=Thu 14 14:17:17 2003	
	SWITZERLAND	DESSINDOMINIQUE GIGI	ETUDE: DATE:




EDMS REF: X	VERSION: X	PCB: X	SYSTEM: X
REF:	DRAWING TITLE: SL_PMC_01		
 DIV. 1211 GENEVA 23 SWITZERLAND	ABBREV: LVDS_COMPONENTS	PAGE: 4/5	
	LAST_MODIFIED=Thu Aug 14 14:17:19 2003		
	DESSIN: DOMINIQUE GIGETUDE:	DATE:	



J3  
125

MDR40RARS			
TXOUTN00	1	21	TXOUTP00
TXOUTN01	2	22	TXOUTP01
TXOUTN02	3	23	TXOUTP02
TXCLKN0	4	24	TXCLKP0
TXOUTN03	5	25	TXOUTP03
TXOUTN04	6	26	TXOUTP04
TXOUTN05	7	27	TXOUTP05
RXCLKP	8	28	RXCLKN
RXINP1	9	29	RXINN1
RXINP0	10	30	RXINN0
RXINP2	11	31	RXINN2
TXOUTN10	12	32	TXOUTP10
TXOUTN11	13	33	TXOUTP11
TXOUTN12	14	34	TXOUTP12
TXCLKN1	15	35	TXCLKP1
TXOUTN13	16	36	TXOUTP13
TXOUTN14	17	37	TXOUTP14
TXOUTN15	18	38	TXOUTP15
	19	39	
	20	40	



EDMS REF: X	VERSION: X	PCB: X	SYSTEM: X
REF:	DRAWING TITLE: SL_PMC_01		
 DIV. 1211 GENEVA 23 SWITZERLAND	ABBREV: LVDS_CONNECTOR_CLOCK	PAGE: 5/5	
	LAST_MODIFIED=Thu Aug 14 14:17:21 2003		
	DESSIN: DOMINIQUE GIGETUDE:	DATE:	