
J2
J1
CON64MPMC
POWER_3_3V\G
LRL<3..0>
LRL3
LRL2
LRL1
LRL0
LDOWN
UCLK
URESET
UDW1
UCTRL
UD31
UD29
UD27
UD26
UD23
UD21
UD20
UD17
UD15
UD14
UD11
UD9
UD8
UD5
UD3
UD2
LFF
UWEN
UTEST
UDW0
UD30
UD28
UD25
UD24
UD22
UD19
UD18
UD16
UD13
UD12
UD10
UD7
UD6
UD4
UD1
UD0
GND
SW1
CHS04B
TCK_C
TMS_C
TDI_C
TDO_C
TCK
TMS
TDI
TDO
P3V3
1/16W 5%
1K
J4
HSB_ARA62_SN15A
USF<3..0>
USF3
USF2
USF1
USF0
LSF_<3..0>
LSF_3
LSF_2
LSF_1
LSF_0
P2V5
L1
742792116
SMD
WURTH
I45
I44
POWER_2_5V\G
J3
EDMS REF: X
VERSION: X
PCB: X
SYSTEM: X
REF:
DRAWING TITLE:
S_LINK64_SOURCE
DIV.
1211 GENEVA 23
SWITZERLAND
IT/CE
ABBREV:
SL_PMC_01
PAGE: 1/5
LAST_MODIFIED=Tue Mar 28 17:43:29 2006
DESSIN: DOMINIQUE GIGI
ETUDE:
DATE:



EDMS REF: X	VERSION: X	PCB: X	SYSTEM: X
REF:		DRAWING TITLE:	SL_PMC_01
IT/CE CERN DIV. 1211 GENEVA 23 SWITZERLAND		ABBREV: FPGA	PAGE: 2/5
		LAST_MODIFIED=Tue Mar 28 10:52:51 2006	
		DESSIN: DOMINIQUE GIGI	ETUDE: DATE:



EDMS REF: X	VERSION: X	PCB: X	SYSTEM: X
REF:		DRAWING TITLE:	SL_PMC_01
IT/CE CERN DIV. 1211 GENEVA 23 SWITZERLAND		ABBREV: LVDS_COMPONENTS	PAGE: 3/5
		LAST_MODIFIED=Tue Mar 28 17:46:45 2006	
		DESSIN:DOMINIQUE GIGI	ETUDE: DATE:



EDMS REF: X	VERSION: X	PCB: X	SYSTEM: X
REF:		DRAWING TITLE:	SL_PMC_01
IT/CE CERN DIV. 1211 GENEVA 23 SWITZERLAND		ABBREV: LVDS_COMPONENTS	PAGE: 4/5
		LAST_MODIFIED=Tue Mar 28 10:52:50 2006	
		DESSIN: DOMINIQUE GIGI ETUDE:	DATE:


IC12
T026,3
LP3874
ADJ
VIN
SD
VOUT
ADJ
GND
POWER_2_5V\G
C71
10NF
P1V5
470
R101
2K
R102
SMD
C62
10UF
I46
C72
22UF
I63
C73
22UF
I59
POWER_3_3V\G
P3V3
P1V5
P2V5
25
8
100NF
C74
C75
I60
I61
I68
GND=GND2
(4,3, 44, 42)
(GND: 41)
J3
MDR40RARS
TXOUTN00
TXOUTN01
TXOUTN02
TXCLKN0
TXOUTN03
TXOUTN04
TXOUTN05
RXCLKP
RXINP1
RXINP0
RXINP2
TXOUTN10
TXOUTN11
TXOUTN12
TXCLKN1
TXOUTN13
TXOUTN14
TXOUTN15
TXOUTP00
TXOUTP01
TXOUTP02
TXCLKP0
TXOUTP03
TXOUTP04
TXOUTP05
RXCLKN
RXINN1
RXINN0
RXINN2
TXOUTP10
TXOUTP11
TXOUTP12
TXCLKP1
TXOUTP13
TXOUTP14
TXOUTP15
ST1
GND2
IC7
I34
CY22381
FS/SUSPEND
OE/SHUTDOWN
XTALIN
XTALOUT
CLKA
CLKB
CLKC
VDD
GND
10K
R1000
SW3
CHS02B
I19
CS4_1,3NB
I33
SW2
SWRT1CI3P
P1
P2
P3
C
IC8
I18
CY2305
REF
CLKOUT
CLK1
CLK2
CLK3
CLK4
10
R6
R7
R8
CLOCK_FPGA
CLOCK_LVDS0
CLOCK_LVDS1
HC49/4HSMX
16.000MHZ
EDMS REF: X
VERSION: X
PCB: X
SYSTEM: X
REF:
DIV.
1211 GENEVA 23
SWITZERLAND
IT/CE
DRAWING TITLE:
SL_PMC_01
ABBREV: LVDS_CONNECTOR_CLOCK
PAGE: 5/5
LAST_MODIFIED=Tue Mar 28 17:50:54 2006
DESSIN: DOMINIQUE GIGI
ETUDE:
DATE: